REPLICA: Removing performance and programmability limitations of chip multiprocessor architectures, 2011-2013

REPLICA's official home page at VTT.

Current CMPs architectures (SMP, NUMA, CC-NUMA, MP, VC) are tedious to program and often provide poor speedup compared to conventional sequential (single core) processors. This is because of lack of fast synchronization and latency hiding mechanism, i.e. weak models of computation.

The removing performance and programmability limitations of chip multiprocessor architecture (REPLICA) project aims developing the CESM architecture and methodology that would enable radically easier programming and higher performance with a help of the PRAM model of computation.

REPLICA is a 3-year (2011-2013) project funded by VTT with total budget of 1.4 M€. VTT collaborates with University of Linköping, Sweden, and University of Turku, Finland.

Group


Ville Leppänen
Home page
email

Jari-Matti Mäkelä
Home page

Martti Forsell

Outcomes

Publications (not a complete list)

Refereed Articles (1)

2011
[1]A Moving Threads Processor Architecture MTPA (, ), In Journal of Supercomputing, Springer, volume 57, . [bibtex]

Refereed Conference Papers (11)

2012
[11]Preliminary Analysis of Feasible Benchmark Problems for the Hydrid PRAM/NUMA REPLICA Architecture (, , ), In Proceedings of the 13th International Conference on Computer Systems and Technologies (Boris Rachev, Angel Smrikarov, eds.), ACM, volume 630, . [bibtex]
[10]Work-Optimal Two-Phase Routing in a Sparse Optical Torus (, ), In Proceedings of the 13th International Conference on Computer Systems and Technologies (Boris Rachev, Angel Smrikarov, eds.), ACM, volume 630, . [bibtex]
[9]Design of the Language Replica for Hybrid PRAM-NUMA Many-core Architectures (, , , , , ), In ISPA, . [bibtex]
2011
[8]A Parallel GPU Implementation of an Algorithm for Determining Directional Distances (, , ), In Proceedings of 12th International Conference on Computer Systems and Technologies, CompSysTech'11 (Boris Rachev, Angel Smrikarov, eds.), ACM Press, volume 578, . [bibtex]
[7]RISC-Based Moving Threads Multicore Architecture (, , ), In Proceedings of 12th International Conference on Computer Systems and Technologies, CompSysTech'11 (Boris Rachev, Angel Smrikarov, eds.), ACM Press, volume 578, . [bibtex]
[6]Moving Threads and Parallel Thick Control Flows (), In Proceedings of miniconference on Computer Science I Like (Martti Penttonen, ed.), University of Eastern Finland, . [bibtex]
[5]A Layout for Sparse Cube-Connected-Cycles Network (, , ), In Proceedings of 12th International Conference on Computer Systems and Technologies, CompSysTech'11 (Boris Rachev, Angel Smrikarov, eds.), ACM Press, volume 578, . [bibtex]
[4]A RISC-Based Moving Tiny Threads Architecture (, , ), In Proceedings of 2011 Conference on Parallel and Distributed Processing Techniques and Appliations, PDPTA'11 (Hamid Arabnia, ed.), CSREA Press, volume II, . [bibtex]
[3]Thick Control Flows: Introduction and Prospects (, , ), In Proceedings of 2011 Conference on Parallel and Distributed Processing Techniques and Appliations, PDPTA'11 (Hamid Arabnia, ed.), CSREA Press, volume II, . [bibtex]
[2]Balanced WDM and TDM Routing in Coloured Sparse Optical Tori (, ), In Proceedings of 6th International Symposium on Parallel Computing in Electrical Engineering, PARELEC'2011 (Carsten Maple, Nik Bessis, eds.), IEEE Computer Society, . [bibtex]
[1]Cost of Sparse Mesh Layouts Supporting Throughput Computing (, , ), In Proceedings, 14th Euromicro Conference on Digital System Design, DSD'2011 (Paris Kitsos, ed.), IEEE Computer Society, . [bibtex]

Refereed Workshop Papers (1)

2011
[1]Design Principles of the Programming Language Replica for Hybrid PRAM-NUMA Many-Core Architectures (, , , , ), In Proceedings of 4th Swedish Workshop on Multi-Core Computing (Christoph Kessler, ed.), Linköping University, . [bibtex]


© Turun yliopisto